Parallel Recirculating Pipeline For Signal And Image Processing

Bill Wehner

doi:10.1117/12.951663

Abstract

Current image analysis and image understanding applications in DoD systems require very high performance image pixel processing in real time. To attain the necessary performance within stringent system size, weight, and power constraints requires special-purpose parallel processing hardware architectures. At the same time, it is desirable to retain as much programmability as possible in order to rapidly adapt the hardware to new applications or evolving system requirements. The Parallel Recirculating Pipeline processor uses techniques adopted from image algebra and mathematical morphology to provide a low-cost, low-complexity, high-performance architecture that is suitable for silicon implementation and programmable in high-order languages.

Citation Download Citation

Bill Wehner, Bill Wehner, } "Parallel Recirculating Pipeline For Signal And Image Processing", Proc. SPIE 1058, High Speed Computing II, (17 May 1989); doi: 10.1117/12.951663; https://doi.org/10.1117/12.951663

ACCESS THE FULL ARTICLE

PERSONAL SIGN IN
Full access may be available with your subscription

Email or Username Forgot your username?

Password Forgot your password?

Show

Remember Email/Username on this computer

Remember Password

No SPIE account? Create an account
or Institutional Sign In via Shibboleth

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $14.40

Non-members: $18.00 ADD TO CART

Show All Keywords

Keywords/Phrases

Search In:

Publication Years