17 May 1989 Parallel Recirculating Pipeline For Signal And Image Processing
Author Affiliations +
Proceedings Volume 1058, High Speed Computing II; (1989) https://doi.org/10.1117/12.951663
Event: OE/LASE '89, 1989, Los Angeles, CA, United States
Current image analysis and image understanding applications in DoD systems require very high performance image pixel processing in real time. To attain the necessary performance within stringent system size, weight, and power constraints requires special-purpose parallel processing hardware architectures. At the same time, it is desirable to retain as much programmability as possible in order to rapidly adapt the hardware to new applications or evolving system requirements. The Parallel Recirculating Pipeline processor uses techniques adopted from image algebra and mathematical morphology to provide a low-cost, low-complexity, high-performance architecture that is suitable for silicon implementation and programmable in high-order languages.
© (1989) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Bill Wehner, Bill Wehner, } "Parallel Recirculating Pipeline For Signal And Image Processing", Proc. SPIE 1058, High Speed Computing II, (17 May 1989); doi: 10.1117/12.951663; https://doi.org/10.1117/12.951663


Fractal-coding-like lossless binary image compressing method
Proceedings of SPIE (September 25 2001)
Massively parallel processors in real-time applications
Proceedings of SPIE (June 30 1990)
Intelligent Bandwidth Compression
Proceedings of SPIE (February 20 1980)
Architecture of the parallel recirculating pipeline
Proceedings of SPIE (October 31 1990)
Parallel programming for the parallel recirculating pipeline
Proceedings of SPIE (October 31 1990)

Back to Top