23 April 2018 EUVL Gen 2.0: key requirements for constraining semiconductor cost in advanced technology node manufacturing
Author Affiliations +
Abstract
The constant improvement of critical pitch reduction to enable the next generation semiconductor technology node is the primary driver for innovation in semiconductor industry. Previous researches [1] have shown the benefits of EUVL to bring down the wafer manufacturing cost for imec 7nm technology node. Beyond the technology node (N node) that will use EUV single patterning to enable the critical layers, the critical pitch enablement would require the second generation of EUVL lithography (high NA EUV) or double patterning EUVL(EUVL-DP). In this paper, we have provided a comparison between the two alternatives in terms of cost. We explored patterning options that would enable a costfriendly 5nm logic (N+1 node). The goal is to analyze the alternatives beyond the current 0.33 NA EUVL single patterning limit.
© (2018) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Arindam Mallik, Peter Debacker, Greg McIntyre, Ryoung-Han Kim, Kurt Ronse, "EUVL Gen 2.0: key requirements for constraining semiconductor cost in advanced technology node manufacturing", Proc. SPIE 10583, Extreme Ultraviolet (EUV) Lithography IX, 1058326 (23 April 2018); doi: 10.1117/12.2297447; https://doi.org/10.1117/12.2297447
PROCEEDINGS
8 PAGES


SHARE
RELATED CONTENT

Self-aligned quadruple patterning-compliant placement
Proceedings of SPIE (March 26 2015)
Self-aligned quadruple patterning-aware routing
Proceedings of SPIE (March 28 2014)
Getting ready for EUV in HVM
Proceedings of SPIE (September 04 2015)
Mask and wafer cost of ownership (COO) from 65 to...
Proceedings of SPIE (May 19 2008)
Insertion strategy for EUV lithography
Proceedings of SPIE (March 13 2012)

Back to Top