Translator Disclaimer
13 March 2018 Improved control of multi-layer overlay in advanced 8nm logic nodes
Author Affiliations +
With the increase of litho-etch steps the industry requires metrology to deliver solutions to improve throughput of overlay measurements without impacting accuracy. ASML’s YieldStar 350E is capable of utilizing targets, which can measure the overlay of multiple layers simultaneously. For the work discussed in this paper, an evaluation is performed on Logic product wafers using both single-layer and multi-layer (MLT) quad type targets (able to capture up to four litho-etch steps). Different target types were compared in terms of Move-and-Acquire (MA) time, residual and matching to SEM. Using the MLT targets, an MA time improvement of 56% was demonstrated on the singlelayer. The maximum delta between the overlay residual among the YieldStar targets after applying an high order model was shown to be 0.05 nm. In comparison to after-etch overlay, the correlation of the MLT target was determined with an R2 >; 0.95 using a set-get wafer with induced 10 nm overlay range. On a normal production wafer, the correlation was R2 > 0.67, which is high on a wafer without induced overlay. The comparison of modeling parameters between SEM and MLT targets shows a good match (< 0.16nm) as well.
© (2018) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Tae-Sun Kim, Young-Sik Park, Yong-Chul Kim, Byoung-Hoon Kim, Ji-Hun Lee, Min-Keun Kwak, Sung-Won Choi, Joon-Soo Park, Hong-Cheon Yang, Philipp Meixner, Dong-jin Lee, Oh-Sung Kwon, Hyun-Su Kim, Jin-Tae Park, Sung-Min Lee, Cedric Grouwstra, Vidar van der Meijden, Mohamed El Kodadi, Chris Kim, Pierre-Yves Guittet, and Tjitte Nooitgedagt "Improved control of multi-layer overlay in advanced 8nm logic nodes", Proc. SPIE 10585, Metrology, Inspection, and Process Control for Microlithography XXXII, 1058527 (13 March 2018);

Back to Top