20 March 2018 A novel processing platform for post tape out flows
Author Affiliations +
Abstract
As the computational requirements for post tape out (PTO) flows increase at the 7nm and below technology nodes, there is a need to increase the scalability of the computational tools in order to reduce the turn-around time (TAT) of the flows. Utilization of design hierarchy has been one proven method to provide sufficient partitioning to enable PTO processing. However, as the data is processed through the PTO flow, its effective hierarchy is reduced. The reduction is necessary to achieve the desired accuracy. Also, the sequential nature of the PTO flow is inherently non-scalable. To address these limitations, we are proposing a quasi-hierarchical solution that combines multiple levels of parallelism to increase the scalability of the entire PTO flow. In this paper, we describe the system and present experimental results demonstrating the runtime reduction through scalable processing with thousands of computational cores.
Conference Presentation
© (2018) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Hien T. Vu, Hien T. Vu, Soohong Kim, Soohong Kim, James Word, James Word, Lynn Y. Cai, Lynn Y. Cai, } "A novel processing platform for post tape out flows", Proc. SPIE 10587, Optical Microlithography XXXI, 105870R (20 March 2018); doi: 10.1117/12.2297240; https://doi.org/10.1117/12.2297240
PROCEEDINGS
6 PAGES + PRESENTATION

SHARE
RELATED CONTENT

Annotated layout optimization
Proceedings of SPIE (March 12 2006)
Predictable turn-around time for post tape-out flow
Proceedings of SPIE (March 12 2012)
Multi-core advantages for mask data preparation
Proceedings of SPIE (May 11 2009)

Back to Top