20 March 2018 Patterning method impact on sub-36nm pitch interconnect variability
Author Affiliations +
Abstract
As advanced semiconductor technologies continue to shrink, there is a continued need for interconnect performance and variability to keep pace. Traditional area scaling alone cannot control the increased process variation at advanced nodes. We examine the impact that patterning scheme has on the final interconnect resistance, capacitance and RC variability at sub-36nm pitches. Industry standard patterning schemes are evaluated using the Monte Carlo method. Single exposure (direct print), litho-etch-litho-etch, self-aligned double patterning and self-aligned quadruple patterning (SAQP) are considered. In the context of these patterning schemes, lithographic variation and spacer thickness uniformity (where applicable) are evaluated.
© (2018) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Nicholas V. LiCausi, Nicholas V. LiCausi, James C.-H. Chen, James C.-H. Chen, R. S. Smith, R. S. Smith, E. Todd Ryan, E. Todd Ryan, "Patterning method impact on sub-36nm pitch interconnect variability", Proc. SPIE 10588, Design-Process-Technology Co-optimization for Manufacturability XII, 1058804 (20 March 2018); doi: 10.1117/12.2297117; https://doi.org/10.1117/12.2297117
PROCEEDINGS
12 PAGES


SHARE
Back to Top