10 April 2018 Applying machine learning to pattern analysis for automated in-design layout optimization
Author Affiliations +
Abstract
Building on previous work for cataloging unique topological patterns in an integrated circuit physical design, a new process is defined in which a risk scoring methodology is used to rank patterns based on manufacturing risk. Patterns with high risk are then mapped to functionally equivalent patterns with lower risk. The higher risk patterns are then replaced in the design with their lower risk equivalents. The pattern selection and replacement is fully automated and suitable for use for full-chip designs. Results from 14nm product designs show that the approach can identify and replace risk patterns with quantifiable positive impact on the risk score distribution after replacement.
Conference Presentation
© (2018) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jason P. Cain, Moutaz Fakhry, Piyush Pathak, Jason Sweis, Frank Gennari, Ya-Chieh Lai, "Applying machine learning to pattern analysis for automated in-design layout optimization ", Proc. SPIE 10588, Design-Process-Technology Co-optimization for Manufacturability XII, 1058805 (10 April 2018); doi: 10.1117/12.2299492; https://doi.org/10.1117/12.2299492
PROCEEDINGS
9 PAGES + PRESENTATION

SHARE
Back to Top