20 March 2018 Pre-PDK block-level PPAC assessment of technology options for sub-7nm high-performance logic
Author Affiliations +
Abstract
This paper describes a rigorous yet flexible standard cell place-and-route flow that is used to quantify block-level power, performance, and area trade-offs driven by two unique cell architectures and their associated design rule differences. The two architectures examined in this paper differ primarily in their use of different power-distribution-networks to achieve the desired circuit performance for high-performance logic designs. The paper shows the importance of incorporating block-level routability experiments in the early phases of design-technology co-optimization by reviewing a series of routing trials that explore different aspects of the technology definition. Since the electrical and physical parameters leading to critical process assumptions and design rules are unique to specific integration schemes and design objectives, it is understood that the goal of this work is not to promote one cell-architecture over another, but rather to convey the importance of exploring critical trade-offs long before the process details of the technology node are finalized to a point where a process design kit can be published.
© (2018) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
L. Liebmann, L. Liebmann, G. Northrop, G. Northrop, M. Facchini, M. Facchini, L. Riviere Cazaux, L. Riviere Cazaux, Z. Baum, Z. Baum, N. Nakamoto, N. Nakamoto, K. Sun, K. Sun, D. Chanemougame, D. Chanemougame, G. Han, G. Han, V. Gerousis, V. Gerousis, } "Pre-PDK block-level PPAC assessment of technology options for sub-7nm high-performance logic", Proc. SPIE 10588, Design-Process-Technology Co-optimization for Manufacturability XII, 1058808 (20 March 2018); doi: 10.1117/12.2297634; https://doi.org/10.1117/12.2297634
PROCEEDINGS
11 PAGES


SHARE
RELATED CONTENT

Lithography-induced limits to scaling of design quality
Proceedings of SPIE (March 27 2014)
Getting ready for EUV in HVM
Proceedings of SPIE (September 03 2015)
IMEC N7, N5 and beyond DTCO, STCO and EUV...
Proceedings of SPIE (March 19 2018)
Enablement of DSA for VIA layer with a metal SIT...
Proceedings of SPIE (March 15 2016)
Double pattern EDA solutions for 32nm HP and beyond
Proceedings of SPIE (March 20 2007)

Back to Top