20 March 2018 Track height reduction for standard-cell in below 5nm node: how low can you go?
Author Affiliations +
Abstract
The targeted 5nm and below technology node at IMEC has been defined by poly pitch 42nm and metal pitch 21nm. Compared to the previous node the CPP [1] remains the same and only the metal pitch is scaled down, which implies that direct pitch scaling will not lead to the most optimum scaling. Therefore, Standard Cell (SDC) track height reduction is a knob that can be used to achieve advances in the scaling of the technology to preserve Moore’s law. Here we present some of the options for the standard cell design that may enable this advance technology node and will require scaling boosters as Design-Technology co-optimization (DTCO).
Conference Presentation
© (2018) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
S.M. Yasser Sherazi, Jung Kyu Chae, P. Debacker, L. Matti, P. Raghavan, V. Gerousis, D. Verkest, A. Mocuta, R.H. Kim, A. Spessot, J. Ryckaert, "Track height reduction for standard-cell in below 5nm node: how low can you go?", Proc. SPIE 10588, Design-Process-Technology Co-optimization for Manufacturability XII, 1058809 (20 March 2018); doi: 10.1117/12.2297191; https://doi.org/10.1117/12.2297191
PROCEEDINGS
13 PAGES + PRESENTATION

SHARE
Back to Top