20 March 2018 A weak pattern random creation and scoring method for lithography process tuning
Author Affiliations +
As the IC technology node moves forward, critical dimension becomes smaller and smaller, which brings huge challenge to IC manufacturing. Lithography is one of the most important steps during the whole manufacturing process and litho hotspots become a big source of yield detractors. Thus tuning lithographic recipes to cover a big range of litho hotspots is very essential to yield enhancing. During early technology developing stage, foundries only have limited customer layout data for recipe tuning. So collecting enough patterns is significant for process optimization. After accumulating enough patterns, a general way to treat them is not precise and applicable. Instead, an approach to scoring these patterns could provide a priority and reference to address different patterns more effectively. For example, the weakest group of patterns could be applied the most limited specs to ensure process robustness. This paper presents a new method of creation of real design alike patterns of multiple layers based on design rules using Layout Schema Generator (LSG) utility and a pattern scoring flow using Litho-friendly Design (LFD) and Pattern Matching. Through LSG, plenty of new unknown patterns could be created for further exploration. Then, litho simulation through LFD and topological matches by using Pattern Matching is applied on the output patterns of LSG. Finally, lithographical severity, printability properties and topological distribution of every pattern are collected. After a statistical analysis of pattern data, every pattern is given a relative score representing the pattern’s yield detracting level. By sorting the output pattern score tables, weak patterns could be filtered out for further research and process tuning. This pattern generation and scoring flow is demonstrated on 28nm logic technology node. A weak pattern library is created and scored to help improve recipe coverage of litho hotspots and enhance the reliability of process.
© (2018) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Meili Zhang, Meili Zhang, Guogui Deng, Guogui Deng, Mudan Wang, Mudan Wang, Shirui Yu, Shirui Yu, Xinyi Hu, Xinyi Hu, Chunshan Du, Chunshan Du, Qijian Wan, Qijian Wan, Zhengfang Liu, Zhengfang Liu, Gensheng Gao, Gensheng Gao, Aliaa Kabeel, Aliaa Kabeel, Kareem Madkour, Kareem Madkour, Wael ElManhawy, Wael ElManhawy, Joe Kwan, Joe Kwan, } "A weak pattern random creation and scoring method for lithography process tuning", Proc. SPIE 10588, Design-Process-Technology Co-optimization for Manufacturability XII, 105880U (20 March 2018); doi: 10.1117/12.2297296; https://doi.org/10.1117/12.2297296


Lithography-induced limits to scaling of design quality
Proceedings of SPIE (March 27 2014)
Measuring of network vulnerability
Proceedings of SPIE (September 01 2003)
Fault Tree Graphics
Proceedings of SPIE (April 09 1977)
Failure rate estimation in the case of zero failures
Proceedings of SPIE (September 10 1997)
Permanent stress allowable in field-installed fibers
Proceedings of SPIE (February 24 1993)
Inverse vs. traditional OPC for the 22nm node
Proceedings of SPIE (March 16 2009)

Back to Top