Translator Disclaimer
24 July 2018 Improved digital watermarking method and realization based on FPGA
Author Affiliations +
This paper presents a new digital watermarking method, which majors improvement method realised based on single-chip FPGA. The procedure includes dividing the input digital image by block, block selection, sorting the pixel values within the blocks. The data is embedded by using new difference and new histogram-modification-strategy. The definition of new difference takes the position of maximum and the second large value pixel into account. Which is help for to the blocks, in which maximum value equal to the second largest. This algorithm can use these pixel blocks to embed data in. The key algorithm is based on the FPGA, using Verilog HDL language and graphical input method to design on the Quartus II 13.0 software platform. And the processed pixel value will be passed to the computer, providing experimental data for analysis and comparative.
© (2018) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ziyu Yang and Xiaodong Hu "Improved digital watermarking method and realization based on FPGA", Proc. SPIE 10697, Fourth Seminar on Novel Optoelectronic Detection Technology and Application, 106971Q (24 July 2018);


Back to Top