Translator Disclaimer
17 September 2018 Application of SRIO in real-time image processing
Author Affiliations +
In the real-time image processing system, SRIO was used to meet the demands of massive data interacting capacity between FPGA and DSP. This paper realized the massive image data transmission between FPGA and DSP with SRIO. The image sensor outputs image data in 4 channels and the clock in each channel is 175MHz, five times of input clock. Since the data channel is double data rate, so the data rate of one channel is 350Mbps, the data rate of the whole image sensor is 1400Mbps. FPGA receives the sampled data from image sensor and reorganizes the image data, and then transmits the organized data to camera link interface for display testing on the one hand; on the other hand, FPGA transmits the sorted data to DSP via SRIO for further process. The SRIO transmission between FPGA and DSP uses x1 mode, 8b/10b coding, and the transmission rate is 2.5Gbps per lane. The result shows that the image in camera link interface is fine and the SRIO transmission is successful.
© (2018) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Zhanchao Wang, Min Huang, Baowei Zhao, and Yan Sun "Application of SRIO in real-time image processing", Proc. SPIE 10752, Applications of Digital Image Processing XLI, 1075226 (17 September 2018);


Real-time depth processing for embedded platforms
Proceedings of SPIE (May 01 2017)
The design and implementation of a flexible FPGA DSP based...
Proceedings of SPIE (December 31 2008)
Real time image processing system
Proceedings of SPIE (February 19 2008)

Back to Top