J. Missinne,1 N. Teigell Benéitez,1 N. Mangal,1,2,2 J. Zhang,1 A. Vasiliev,1 J. Van Campenhout,2 B. Snyder,2 G. Roelkens,1 G. Van Steenbergehttps://orcid.org/0000-0001-8574-12351
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
Directly interfacing a photonic integrated circuit allows at best an alignment tolerance of a few micrometer due to the small dimensions of optical (coupling) features on chip, but when using microlenses integrated on the substrate-side, alignment tolerances for interfacing the chips can greatly be relaxed. This is demonstrated on a 750 μm thick chip with standard grating couplers (operation wavelength around 1550 nm). Low roughness silicon microlenses were realized by transferring reflowed photoresist into the silicon substrate using reactive ion etching. The microlens allows interfacing the chip from the backside with an expanded beam, drastically increasing lateral alignment tolerances. A 1 dB alignment tolerance of ±8 μm and ±11 μm (along and perpendicular to the grating coupler direction, respectively) was experimentally found when a 40 μm mode field diameter beam was used at the input.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The alert did not successfully save. Please try again later.
J. Missinne, N. Teigell Benéitez, N. Mangal, J. Zhang, A. Vasiliev, J. Van Campenhout, B. Snyder, G. Roelkens, G. Van Steenberge, "Alignment-tolerant interfacing of a photonic integrated circuit using back side etched silicon microlenses," Proc. SPIE 10923, Silicon Photonics XIV, 1092304 (4 March 2019); https://doi.org/10.1117/12.2506159