11 October 1989 IRET - A CCD Focal Plane Image Processor Chip
Author Affiliations +
Abstract
A focal-plane-array chip designed for real-time, general-purpose, image preprocessing is reported. A 48 X 48 pixel detector array and a 24 X 24 processing element processor array are monolithically integrated on the chip. The analog, charge-coupled device-based VLSI chip operates in the charge domain and has sensing, storing, and computing capabilities. It captures the image data and performs local neighborhood operations. It is digitally programmable and uses a single instruction, multiple data parallel architecture. Various image preprocessing tasks such as level shifting, gain adjustment, thresholding, smoothing, sharpening, and edge detection can be implemented. Frame-to-frame operations such as motion detection and tracking can be implemented as well. It can be programmed to perform A/D conversion prior to output. The chip was fabricated with a double-poly, double-metal process in a commercial CCD foundry. The prediction of the performance is based on numerical analysis and experimental results of testing a prototype charge-coupled computer. Operating at a modest clock frequency of 25 MHz, the chip is projected to achieve an internal throughput as high as 576 Mops with a 54 dB dynamic range (9-bit equivalent accuracy). The total power dissipation is estimated to be 20 mW. The total size of the 59-pad chip is 9.4 X 9.4 mm2.
© (1989) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
E-S. Eid, E-S. Eid, Eric R. Fossum, Eric R. Fossum, } "IRET - A CCD Focal Plane Image Processor Chip", Proc. SPIE 1107, Infrared Detectors, Focal Plane Arrays, and Imaging Sensors, (11 October 1989); doi: 10.1117/12.960664; https://doi.org/10.1117/12.960664
PROCEEDINGS
5 PAGES


SHARE
RELATED CONTENT

"Construction And Performance Of A 320 X 244 Element IR...
Proceedings of SPIE (October 10 1989)
CCD Focal Plane Array Analog Image Processor
Proceedings of SPIE (December 15 1989)
CCD Architectures For Focal-Plane Image Processing
Proceedings of SPIE (October 10 1989)
Analog Array Processing Of PtSi Focal Plane Imagery
Proceedings of SPIE (December 10 1985)
Ultra High Speed CCD Image Sensors For Scanning Applications
Proceedings of SPIE (October 10 1989)
A CCD-Based Parallel Analog Processor
Proceedings of SPIE (November 07 1984)

Back to Top