Paper
3 September 2019 High-speed photonic CMOS technology for logic and memory applications
Author Affiliations +
Abstract
This paper reports a novel optoelectronic sub-7nm CMOS transistor, which can be fabricated with a multiple quantum well (MQW) laser or tunnel light emitting diode (TLED) in the drain region, and an underlying avalanche breakdown photo diode (APD). The CMOS, photonic device, and APD are integrated as one transistor. The methods described in this report are fully compatible with a conventional CMOS process flow, including the FINFET technology, and scalable for future sub-10nm technology nodes. The Ion/Ioff ratio may surpass 10nm CMOS with these additional optoelectronic components.
© (2019) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
James N. Pan "High-speed photonic CMOS technology for logic and memory applications", Proc. SPIE 11089, Nanoengineering: Fabrication, Properties, Optics, Thin Films, and Devices XVI, 110891I (3 September 2019); https://doi.org/10.1117/12.2524557
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Avalanche photodetectors

Transistors

Quantum cascade lasers

Semiconductor lasers

Field effect transistors

Light emitting diodes

Vertical cavity surface emitting lasers

Back to Top