Paper
29 August 2019 Continuous challenges for next era of lithography
Takahiro Hiromatsu, Ryo Ohkubo, Hitoshi Maeda, Toru Fukui, Hiroaki Shishido, Kazunori Ono, Masahiro Hashimoto
Author Affiliations +
Proceedings Volume 11177, 35th European Mask and Lithography Conference (EMLC 2019); 1117705 (2019) https://doi.org/10.1117/12.2534910
Event: 35th European Mask and Lithography Conference, 2019, Dresden, Germany
Abstract
This paper shows the latest challenges facing mask blank evolution to support leading-edge lithography processes. ArF immersion lithography has been employing multi-pass exposures to exceed the physical diffraction limit. These photomasks demand very accurate overlay, higher NILS and best CD uniformity for wider process window. The subject was considered from two perspectives from a mask blank producer, which are the mask-making perspective and the wafer lithography perspective. To improve the overlay, we introduced the dedicated CDL (Charge Dissipation Layer) for improving mask registration error. From the lithography resolution perspective, we have developed a high-transmittance phase-shifter film for higher NILS. CDU stability point of view, we described “Superior pattern fidelity CAR”, “High ArF durability SiN phase-shifter” and “Transparent etching stopper”. The industry decided to move to EUV lithography. But there are still many challenges for optical lithography.
© (2019) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Takahiro Hiromatsu, Ryo Ohkubo, Hitoshi Maeda, Toru Fukui, Hiroaki Shishido, Kazunori Ono, and Masahiro Hashimoto "Continuous challenges for next era of lithography", Proc. SPIE 11177, 35th European Mask and Lithography Conference (EMLC 2019), 1117705 (29 August 2019); https://doi.org/10.1117/12.2534910
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Extreme ultraviolet

Binary data

Nanoimprint lithography

Semiconducting wafers

Back to Top