Isotropic plasma free Si trim for FinFET to GAA device architectures (Conference Presentation)

Subhadeep Kal; Yusuke Oniki; Cheryl Alix; Karine Kenis; Efrain Altamirano-Sánchez; Naoto Horiguchi; Frank Holsteyns; Yusuke Muraki; Daniel Chanemougame; Aelan Mosden; Kaushik Kumar; Peter Biolsi; Trace Hurd

doi:10.1117/12.2550539

24 March 2020 Isotropic plasma free Si trim for FinFET to GAA device architectures (Conference Presentation)

Subhadeep Kal, Yusuke Oniki, Cheryl Alix, Karine Kenis, Efrain Altamirano-Sánchez, Naoto Horiguchi, Frank Holsteyns, Yusuke Muraki, Daniel Chanemougame, Aelan Mosden, Kaushik Kumar, Peter Biolsi, Trace Hurd

Author Affiliations +

Proceedings Volume 11329, Advanced Etch Technology for Nanopatterning IX; 113290Q (2020) https://doi.org/10.1117/12.2550539
Event: SPIE Advanced Lithography, 2020, San Jose, California, United States

Abstract

R&D on transistor fabrication and scaling for current and future technology nodes involves various 3D-device architectures like the established finFET (fin “Field Effect Transistor”), and newer architectures like GAA (Gate All Around) which may include VFET (vertical FET), CFET (complimentary FET), etc. These new architectures are being investigated as potential solutions to enable further CMOS area and performance scaling and continue Moore’s law. Typically node to node area scaling is achieved through pitch reduction of critical layers such as contacted poly pitch (CPP) and fin pitch in FEOL, and Mx pitch in the BEOL. For such advanced nodes, at the device level, the CPP reduction translates to a stronger drive for shorter gate length (Lg) and so, for improved electrostatics control (Ion, Ioff, Tinv, etc.). Integration schemes for such advanced 3D architectures must deliver excellent process control and uniformity, especially for critical device features such as gate length and channel dimensions, and demand self-aligned multi-patterning schemes to address edge-placement accuracy, overlay, multiple mask sets, etc. A frequently encountered etch step in such integration schemes is the trimming of Si features made of mono, polycrystalline, or amorphous Si. Some key applications are listed here: fin trimming for (1) lateral transport finFET and for (2) vertical transport VFET, (3) final gate trim for lateral transport finFET, GAA/CFET, etc. (4) amorphous gate mandrel trim for lateral transport FETs (multi-patterning).

Conference Presentation

Citation Download Citation

Subhadeep Kal, Yusuke Oniki, Cheryl Alix, Karine Kenis, Efrain Altamirano-Sánchez, Naoto Horiguchi, Frank Holsteyns, Yusuke Muraki, Daniel Chanemougame, Aelan Mosden, Kaushik Kumar, Peter Biolsi, and Trace Hurd "Isotropic plasma free Si trim for FinFET to GAA device architectures (Conference Presentation)", Proc. SPIE 11329, Advanced Etch Technology for Nanopatterning IX, 113290Q (24 March 2020); https://doi.org/10.1117/12.2550539

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $17.00

Non-members: $21.00 ADD TO CART

PROCEEDINGS
PRESENTATION

WATCH
PRESENTATION SAVE TO MY LIBRARY

GET CITATION

KEYWORDS

Silicon

Fin field effect transistors

Critical dimension metrology

Gallium arsenide

Plasma

Etching

Field effect transistors

Show All Keywords

Keywords/Phrases

Search In:

Publication Years