Poster + Presentation + Paper
22 February 2021 A novel method of overlay variation study for 3D NAND channel hole
Author Affiliations +
Conference Poster
Abstract
In recent years, the pursuit of high storage capacity in 3D-NAND flash devices has driven the addition of more layers to increase the stack height. Challenges arise when etching high aspect ratio memory holes. Due to the existence of a thick and opaque hard mask layer, overlay control faces significant lot-to-lot variation and difficulty of run-to-run feedback control. In this paper, a fundamental study on channel hole overlay variation is revealed by collecting and analyzing step-by step overlay, etch tilt and stress data. The strong correlation between overlay/tilt/stress identifies the main contributor of overlay lot-to-lot variation to be from etch tilt, which also strongly correlates to etch chamber RF hour (accumulated hours the chamber has run since its last PM event) without chamber dependency. In addition, overlay simulations showed lots grouped by RF hour can effectively reduce lot-to-lot overlay variation.
Conference Presentation
© (2021) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Leeming Tu, Haydn Zhou, Erik Xiao, Jin Zhu, Cynthia Li, Ningqi Zhu, Xin Li, Jason Pei, Miao Bing, Seddy Chu, Kevin Huang, and Bob Dong "A novel method of overlay variation study for 3D NAND channel hole", Proc. SPIE 11611, Metrology, Inspection, and Process Control for Semiconductor Manufacturing XXXV, 116112W (22 February 2021); https://doi.org/10.1117/12.2583760
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Etching

Overlay metrology

Semiconducting wafers

Statistical analysis

Process control

Feedback control

Metrology

Back to Top