Translator Disclaimer
1 July 1990 Fault avoidance for optical logic arrays and regular free-space interconnects
Author Affiliations +
Proceedings Volume 1215, Digital Optical Computing II; (1990)
Event: OE/LASE '90, 1990, Los Angeles, CA, United States
An optical computing model is described that makes use of arrays of optical logic gates interconnected in free space with regular connection patterns. An advantage of this approach is that interconnection complexity is moved to free space which is virtually free of faults. A cost of this approach is that the regular interconnection patterns restrict connectivity to the extent that a number of logic gates are inaccessible. Methods are described for moving the operational, inaccessible logic gates into the positions of faulty logic gates. The result is that the effective yields of optical logic arrays are increased and device processing tolerances are relaxed.
© (1990) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Miles J. Murdocca "Fault avoidance for optical logic arrays and regular free-space interconnects", Proc. SPIE 1215, Digital Optical Computing II, (1 July 1990);


Digital Optical Iterative Pattern Recognizer
Proceedings of SPIE (May 03 1988)
Optical Crossover Interconnections
Proceedings of SPIE (February 08 1988)
Integrated Optical Logic Devices
Proceedings of SPIE (August 02 1982)

Back to Top