Optoelectronic arrays for hybrid optical/electronic computing

John A. Neff

doi:10.1117/12.18049

1 July 1990 Optoelectronic arrays for hybrid optical/electronic computing

John A. Neff

Proceedings Volume 1215, Digital Optical Computing II; (1990) https://doi.org/10.1117/12.18049
Event: OE/LASE '90, 1990, Los Angeles, CA, United States

Abstract

The use of new interconnection technologies to address the interconnect problem encountered in massively parallel computing are discussed. Emphasis is given to a new approach in which the computational units are stacked in the third dimension rather than spread out horizontally on a board. The average interconnect length decreases significantly, resulting in large reduction in system power consumption due to much lower parasitic impedances. Another advantage of shorter interconnects lies in reduced interconnect delays, alleviating problems associated with memory-access/logic-cycle-time discrepancies. This three-dimensional architecture uses wafer-scale integration for each of the planes, eliminating costly and space-consuming packaging at both the chip and board levels.

Citation Download Citation

John A. Neff "Optoelectronic arrays for hybrid optical/electronic computing", Proc. SPIE 1215, Digital Optical Computing II, (1 July 1990); https://doi.org/10.1117/12.18049

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available