1 July 1990 Optoelectronic arrays for hybrid optical/electronic computing
Author Affiliations +
Proceedings Volume 1215, Digital Optical Computing II; (1990) https://doi.org/10.1117/12.18049
Event: OE/LASE '90, 1990, Los Angeles, CA, United States
The use of new interconnection technologies to address the interconnect problem encountered in massively parallel computing are discussed. Emphasis is given to a new approach in which the computational units are stacked in the third dimension rather than spread out horizontally on a board. The average interconnect length decreases significantly, resulting in large reduction in system power consumption due to much lower parasitic impedances. Another advantage of shorter interconnects lies in reduced interconnect delays, alleviating problems associated with memory-access/logic-cycle-time discrepancies. This three-dimensional architecture uses wafer-scale integration for each of the planes, eliminating costly and space-consuming packaging at both the chip and board levels.
© (1990) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
John A. Neff, John A. Neff, } "Optoelectronic arrays for hybrid optical/electronic computing", Proc. SPIE 1215, Digital Optical Computing II, (1 July 1990); doi: 10.1117/12.18049; https://doi.org/10.1117/12.18049

Back to Top