Translator Disclaimer
1 July 1990 CCD/CMOS process for integrated image acquisition and early vision signal processing
Author Affiliations +
Proceedings Volume 1242, Charge-Coupled Devices and Solid State Optical Sensors; (1990) https://doi.org/10.1117/12.19448
Event: Electronic Imaging: Advanced Devices and Systems, 1990, Santa Clara, CA, United States
Abstract
The development of technology which integrates a four phase, buried-channel CCD in an existing 1.75 micron CMOS process is described. The four phase clock is employed in the integrated early vision system to minimize process complexity. Signal corruption is minimized and lateral fringing fields are enhanced by burying the channel. The CMOS process for CCD enhancement is described, which highlights a new double-poly process and the buried channel, and the integration is outlined. The functionality and transfer efficiency of the process enhancement were appraised by measuring CCD shift registers at 100 kHz. CMOS measurement results are presented, which include threshold voltages, poly-to-poly capacitor voltage and temperature coefficients, and dark current. A CCD/CMOS processor is described which combines smoothing and segmentation operations. The integration of the CCD and the CMOS processes is found to function due to the enhancement-compatible design of the CMOS process and the thorough employment of CCD module baseline process steps.
© (1990) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Craig L. Keast and Charles G. Sodini "CCD/CMOS process for integrated image acquisition and early vision signal processing", Proc. SPIE 1242, Charge-Coupled Devices and Solid State Optical Sensors, (1 July 1990); https://doi.org/10.1117/12.19448
PROCEEDINGS
10 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Approaching nanoscale integration
Proceedings of SPIE (April 21 2003)
Analog CCD processors for image filtering
Proceedings of SPIE (July 09 1991)
16-bit radix-4 continuous valued digit adder
Proceedings of SPIE (August 25 2006)
1 f noise in deep submicron CMOS technology for RF...
Proceedings of SPIE (May 25 2004)
Pixel-level processing: why, what, and how?
Proceedings of SPIE (March 22 1999)

Back to Top