Bit-rate-controlled DCT compression algorithm for digital still camera

Mikio Watanabe; Kenji Ito; Osamu Saito; Kenji Moronaga; Shigeharu Ochi

doi:10.1117/12.19513

1 June 1990 Bit-rate-controlled DCT compression algorithm for digital still camera

Mikio Watanabe, Kenji Ito, Osamu Saito, Kenji Moronaga, Shigeharu Ochi

Proceedings Volume 1244, Image Processing Algorithms and Techniques; (1990) https://doi.org/10.1117/12.19513
Event: Electronic Imaging: Advanced Devices and Systems, 1990, Santa Clara, CA, United States

Abstract

A digital still camera (DS) is composed of CCD(Charge coupled device), AID converter, signal processing block, and an IC memory card as the media for image data storage. (Fig. 1) CCD output signal is digitized and processed in DS camera to be stored in the IC memory card.

Citation Download Citation

Mikio Watanabe, Kenji Ito, Osamu Saito, Kenji Moronaga, and Shigeharu Ochi "Bit-rate-controlled DCT compression algorithm for digital still camera", Proc. SPIE 1244, Image Processing Algorithms and Techniques, (1 June 1990); https://doi.org/10.1117/12.19513

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available