SIMD architecture for the Alopex neural network

Abhijit S. Pandya; Ravi T. Sankar; Lynn Freytag

doi:10.1117/12.19587

1 July 1990 SIMD architecture for the Alopex neural network

Abhijit S. Pandya, Ravi T. Sankar, Lynn Freytag

Proceedings Volume 1246, Parallel Architectures for Image Processing; (1990) https://doi.org/10.1117/12.19587
Event: Electronic Imaging: Advanced Devices and Systems, 1990, Santa Clara, CA, United States

Abstract

The Alopex process is a biologically-influenced computational paradigm that uses a stochastic procedure to find the global optimum of linear and nonlinear functions. Unlike other neural networks, it is not a connectionist network with dense interconnections, and may be implemented in digital VLSI since the processing at the neuronal processing element (PE) level is simple and all PEs can be operated in synchrony. The Alopex algorithm uses the Boltzmann probability distribution function to generate probabilities of taking positive or negative steps away from its current position on the path toward the global optimal solution. Extensive simulations have verified the use of Alopex for solving a variety of problems. We present evaluation results of the effect of approximations, simplifications and level quantizations on the algorithm to yield simple, space-efficient and fast processing elements and other units. These modifications are necessary in order to implement Alopex in digital VLSI. Initial hardware modeling studies have involved a 4x4 array of neuronal PEs arranged for a Single-Instruction-Multiple-Data (SIMD) architecture. The model incorporates several digitally implementable solutions, such as a simpler Boltzmann probability density function (with a six-bit computation window), a binary annealing schedule, and a simpler cost function. Algorithmic simulations with an efficient image-processing system are described to support the feasibility and superiority of these modifications.

Citation Download Citation

Abhijit S. Pandya, Ravi T. Sankar, and Lynn Freytag "SIMD architecture for the Alopex neural network", Proc. SPIE 1246, Parallel Architectures for Image Processing, (1 July 1990); https://doi.org/10.1117/12.19587

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available