Presentation
30 April 2023 A Synopsys TCAD-based workflow to support technology evaluation at 3nm and beyond
Author Affiliations +
Abstract
Technology evaluation of new nodes is becoming increasingly complex; where transistor performance was once the critical metric, technology evaluation currently requires more complex metrics such as AC power and area. We present a method to utilize Synopsys TCAD to generate HSPICE collateral from device and process simulation to enable circuit simulation. This workflow is automated to support generation of packaged standard cell library collateral, enabling early analysis of more complex circuits which utilize automated routing tools to create. This workflow enables a much more accurate and complete picture of technology performance in a faster way than traditional PDK-based workflows.
Conference Presentation
© (2023) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Robert Robison, Janet Wilson, Reinaldo Vega, Terence Hook, Frank Geelhaar, Jonathan Cobb, and Tim Tsuei "A Synopsys TCAD-based workflow to support technology evaluation at 3nm and beyond", Proc. SPIE 12495, DTCO and Computational Patterning II, 1249510 (30 April 2023); https://doi.org/10.1117/12.2658572
Advertisement
Advertisement
KEYWORDS
Back end of line

Device simulation

Transistors

Multilayers

New and emerging technologies

Oscillators

Performance modeling

RELATED CONTENT


Back to Top