Design and simulation verification of D flip-flop sequential logic circuit in metaverse

Huaben Wang; Yuan Fang; JiXueyang Tang; Shangyao Xia; Hangqing Wu; Qinhui Zhang

doi:10.1117/12.2681165

23 May 2023 Design and simulation verification of D flip-flop sequential logic circuit in metaverse

Huaben Wang, Yuan Fang, JiXueyang Tang, Shangyao Xia, Hangqing Wu, Qinhui Zhang

Proceedings Volume 12645, International Conference on Computer, Artificial Intelligence, and Control Engineering (CAICE 2023); 126451S (2023) https://doi.org/10.1117/12.2681165
Event: International Conference on Computer, Artificial Intelligence, and Control Engineering (CAICE 2023), 2023, Hangzhou, China

Abstract

With the rapid development of society, the world has entered the digital world, which is an important part of the metaverse scene. The information processed in the digital world is discrete "0" and "1". The cornerstone of the digital world is the chip, and behind each chip is the bounce of "0" and "1". The function of the human brain gradually changed from carbon-based to silicon based. All the objects, relationships and rules of nature are finally embodied in the digital world in the arrangement and combination of binary codes "0" and "1". Flip-flop is a unit circuit that forms a sequence logic circuit. Taking D-flip-flop as an example, this paper analyzes the function characteristics of D-flip-flop and obtains the state transition truth table by simulating the changes of circuit "0" and "1" by integrated chip 74LS74 in Proteus. From the table to the Carnot diagram, the characteristic equation of D-flip-flop is obtained by simplifying the Carnot diagram. The key points of analysis of sequential logic circuit formed by D flip-flop are further discussed and verified by proteus simulation circuit. The circuit is further optimized so that the visual effect of the circuit can be optimized. Finally, through the data migration of the underlying structure of the meta-universe, the changing rules of the bit stream in the data world are obtained.

Citation Download Citation

Huaben Wang, Yuan Fang, JiXueyang Tang, Shangyao Xia, Hangqing Wu, and Qinhui Zhang "Design and simulation verification of D flip-flop sequential logic circuit in metaverse", Proc. SPIE 12645, International Conference on Computer, Artificial Intelligence, and Control Engineering (CAICE 2023), 126451S (23 May 2023); https://doi.org/10.1117/12.2681165

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available