Translator Disclaimer
1 January 1990 KIM200: a tagged-RISC architecture for gallium arsenide implementation
Author Affiliations +
Abstract
This paper describes a new RISC architecture being designed to take advantage of GaAs technology for high performance symbolic processing. First, we present our top-down methodology which starts from the study of applications requirements, technology constraints, and concludes with the choice of the most suitable architecture. Then, next paragraphs describe carefully the architecture and its originalities. It can be summerized as a tagged-RISC embedded processor, which is able to operate with a 200 Mhz clock rate. As a conclusion, we give performance goals and simulation results.
© (1990) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jean-Claude Heudin and Christophe Metivier "KIM200: a tagged-RISC architecture for gallium arsenide implementation", Proc. SPIE 1293, Applications of Artificial Intelligence VIII, (1 January 1990); https://doi.org/10.1117/12.21138
PROCEEDINGS
11 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Data-driven array architectures: a rebirth?
Proceedings of SPIE (June 29 2005)
An Integrated VLSI Design Environment
Proceedings of SPIE (March 25 1986)
Designing Vlsi Computer Architectures With Knowledge
Proceedings of SPIE (May 10 1987)
The design of multiplayer online video game systems
Proceedings of SPIE (November 18 2003)

Back to Top