D. Cerbu,1 V. M. Blanco Carballo,1 F. Schleicherhttps://orcid.org/0000-0003-3630-7285,1 J. van de Kerkhove,1 P. Leray,1 N. N. Kissoon,2 E. P. De Poortere2
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
In the manufacturing of CMOS devices, the golden standard for determining yield at various stages of production is electrical testing. This allows for the identification of failing devices or early yield failures before proceeding to subsequent steps. However, the failure of electrical tests can occur due to various reasons inherent to the structures of the devices. Additionally, a comprehensive analysis is necessary to ascertain the root cause of the failure mechanism once a device does not pass the electrical tests.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.
The alert did not successfully save. Please try again later.
D. Cerbu, V. M. Blanco Carballo, F. Schleicher, J. van de Kerkhove, P. Leray, N. N. Kissoon, E. P. De Poortere, "Machine learning methods for voltage contrast yield analysis," Proc. SPIE 12955, Metrology, Inspection, and Process Control XXXVIII, 129551C (9 April 2024); https://doi.org/10.1117/12.3011142