Translator Disclaimer
Paper
1 September 1990 32-bit digital optical computer: a hardware update
Author Affiliations +
Abstract
Such state-of-the-art devices as multielement linear laser diode arrays, multichannel acoustooptic modulators, optical relays, and avalanche photodiode arrays, are presently applied to the implementation of a 32-bit supercomputer's general-purpose optical central processing architecture. Shannon's theorem, Morozov's control operator method (in conjunction with combinatorial arithmetic), and DeMorgan's law have been used to design an architecture whose 100 MHz clock renders it fully competitive with emerging planar-semiconductor technology. Attention is given to the architecture's multichannel Bragg cells, thermal design and RF crosstalk considerations, and the first and second anamorphic relay legs.
© (1990) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Peter S. Guilfoyle, Dennis R. Pape, James A. Carter III, and Richard V. Stone "32-bit digital optical computer: a hardware update", Proc. SPIE 1296, Advances in Optical Information Processing IV, (1 September 1990); https://doi.org/10.1117/12.21248
PROCEEDINGS
12 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Wideband Bragg Cell Techniques
Proceedings of SPIE (November 09 1987)
High Efficiency Bragg Cell Using Quasi-Planar Phased Array
Proceedings of SPIE (November 09 1987)
Acousto-Optic Bragg Cells At Microwave Frequencies
Proceedings of SPIE (September 24 1986)

Back to Top