1 September 1990 VLSI chip architecture design for 2-D gray-level morphological operations
Author Affiliations +
The basic operations of mathematical morphology are quite useful for a broad area of image processing and analysis tasks. All morphological operations can be built from erosions and dilations. In this paper we develop a single chip VLSI architecture of an erosion/dilation algorithm for real-time image processing. The new architecture allows sequential inputs and performs parallel processing with 100 percent efficiency. The erosions (mm of differences) and dilations (max of additions) operate on 2-D gray-level image signals and use a 5 x 5-pixel gray-level structuring element. Two chips can be cascaded for a 7 x 7 structuring element. The overall chip design also provides the user with sufficient flexibility to optionally offset the output images by adding a constant level and/or scale their dynamic range. 1.
© (1990) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kun-Min Yang, Kun-Min Yang, Petros Maragos, Petros Maragos, Lance T. Wu, Lance T. Wu, "VLSI chip architecture design for 2-D gray-level morphological operations", Proc. SPIE 1297, Hybrid Image and Signal Processing II, (1 September 1990); doi: 10.1117/12.21330; https://doi.org/10.1117/12.21330


Image Processing On A Versatile VLSI Array Processor
Proceedings of SPIE (December 10 1985)
Prototype coprocessor for image algebra operations
Proceedings of SPIE (June 22 1993)
VLSI Architecture For Generalized 2-D Convolution
Proceedings of SPIE (October 24 1988)
Image Processing On Hypercube Multiprocessors
Proceedings of SPIE (July 17 1988)
A Microprogrammable Processor For Image Operations
Proceedings of SPIE (December 18 1985)
Approximating large convolutions in digital images
Proceedings of SPIE (October 01 1998)

Back to Top