Abstract
This paper describes the design and testing of a low power Analog to Digital converter. In the design of Z-Plane focal plane array technology the consumption of power by circuitry in the signal processing electronics, that are part of the Z-Plane, is a primary limiting factor in the overall Z-Plane system signal processing architecture. The Analog to Digital converter was designed by applying charge-coupled device (CCD) technology to the binary weighing problem. The Analog to Digital converter is, with the exception of the comparator, an all digital CMOS design. The design concepts are discussed along with preliminary test results.
© (1990) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Paul Ernest Green, Paul Ernest Green, } "Low-power analog-to-digital converter", Proc. SPIE 1339, Materials, Devices, Techniques, and Applications for Z-Plane Focal Plane Array Technology II, (1 November 1990); doi: 10.1117/12.23013; https://doi.org/10.1117/12.23013
PROCEEDINGS
9 PAGES


SHARE
RELATED CONTENT

CCD Focal Plane Array Analog Image Processor
Proceedings of SPIE (December 16 1989)
Readout electronics for nuclear applications (RENA) IC
Proceedings of SPIE (November 10 1998)
Radiation-hardened 10-bit A/D for FPA signal processing
Proceedings of SPIE (July 01 1992)
Computer system for monitoring events
Proceedings of SPIE (June 22 1999)
Compensated digital readout family
Proceedings of SPIE (November 01 1991)

Back to Top