1 September 1990 CCD focal-plane real-time image processor
Author Affiliations +
Proceedings Volume 1360, Visual Communications and Image Processing '90: Fifth in a Series; (1990) https://doi.org/10.1117/12.24219
Event: Visual Communications and Image Processing '90, 1990, Lausanne, Switzerland
Abstract
A focal-plane-array chip designed for real-time, general-purpose, image preprocessing is reported. A 48 X 48 pixel detector array and a 24 X 24 processing element processor array are monolithically integrated on the chip. The analog, charge-coupled device-based VLSI chip operates in the charge domain and has sensing, storing, and computing capabilities. The chip was fabricated with a double-poly, double-metal process in a commercial CCD foundry. The simulation of an edge detection algorithm implemented by the chip is presented. An overview of the chip performance is described as well.
© (1990) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Sayed I. Eid, Eric R. Fossum, "CCD focal-plane real-time image processor", Proc. SPIE 1360, Visual Communications and Image Processing '90: Fifth in a Series, (1 September 1990); doi: 10.1117/12.24219; https://doi.org/10.1117/12.24219
PROCEEDINGS
5 PAGES


SHARE
RELATED CONTENT

IRET - A CCD Focal Plane Image Processor Chip
Proceedings of SPIE (October 11 1989)
CCD Architectures For Focal-Plane Image Processing
Proceedings of SPIE (October 11 1989)
Analog Array Processing Of PtSi Focal Plane Imagery
Proceedings of SPIE (December 11 1985)
Real-Time Focal-Plane Array Image Processor
Proceedings of SPIE (February 01 1990)
CCD Architectures For Focal-Plane Image Processing
Proceedings of SPIE (May 23 1989)
A CCD-Based Parallel Analog Processor
Proceedings of SPIE (November 08 1984)

Back to Top