1 September 1990 Real-time VLSI architecture for geometric image transformations
Author Affiliations +
Proceedings Volume 1360, Visual Communications and Image Processing '90: Fifth in a Series; (1990) https://doi.org/10.1117/12.24218
Event: Visual Communications and Image Processing '90, 1990, Lausanne, Switzerland
Abstract
Many applications in image processing, such as digitized angiography and scan conversion in medical imaging, sensor distorsion correction or image registration, require real time geometric transformations. Therefore, the Laboratoires d’Electronique Philips (LEP) and TELECOM Paris University are currently developing a chip performing in real-time a large class of geometric image transformations with third degree polynomials. We present here the VLSI architecture of this chip. The different problems associated with real-time image processing are discussed and some new architectural concepts, local memories combined with incremental calculation on a block and processing by patches, are used to overcome these problems. The chip operates on frame sizes of up to 1024x1024 pixels with a spatial resolution of 1/16 pixel at a maximum rate of 30 images per second.
© (1990) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Min Zhao, Min Zhao, Jean Gobert, Jean Gobert, Olivier Schirvanian, Olivier Schirvanian, Nicolas Demassieux, Nicolas Demassieux, } "Real-time VLSI architecture for geometric image transformations", Proc. SPIE 1360, Visual Communications and Image Processing '90: Fifth in a Series, (1 September 1990); doi: 10.1117/12.24218; https://doi.org/10.1117/12.24218
PROCEEDINGS
11 PAGES


SHARE
RELATED CONTENT

A Low-Bit-Rate Video Codec Using Block-List-Transform
Proceedings of SPIE (October 31 1989)
Bit-Serial Architecture For Real Time Motion Compensation
Proceedings of SPIE (October 24 1988)
VLSI Architectures For Block Matching Algorithms
Proceedings of SPIE (October 24 1988)
NTSC-CIF Mutual Conversion Processor
Proceedings of SPIE (October 31 1989)
A 13.5 Mhz Single Chip Multiformat Discrete Cosine Transform
Proceedings of SPIE (October 12 1987)
VLSI Architectures For Image Filtering
Proceedings of SPIE (October 24 1988)
Classification of multimedia processors
Proceedings of SPIE (December 20 1998)

Back to Top