1 February 1991 Solving clock distribution problems in FDDI concentrators
Author Affiliations +
Proceedings Volume 1364, FDDI, Campus-Wide, and Metropolitan Area Networks; (1991) https://doi.org/10.1117/12.24613
Event: SPIE Microelectronic Interconnect and Integrated Processing Symposium, 1990, San Jose, United States
This paper addresses the advantages of using a concentrator for inserting or removing a station onto or from the Fiber Distributed Data Interface (FDDI) ring. It gives an overview of the architecture of a FDDI concentrator. It highlights major data and clock distribution problems in a backplane bus. The main focus is a design example of a small and large concentrator using the National Semiconductor FDDI chipset. Different timing contraints such as setup and hold data and clock flight time and flight time cancellation are discussed in detail.
© (1991) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Gabriel M. Li, Gabriel M. Li, } "Solving clock distribution problems in FDDI concentrators", Proc. SPIE 1364, FDDI, Campus-Wide, and Metropolitan Area Networks, (1 February 1991); doi: 10.1117/12.24613; https://doi.org/10.1117/12.24613


Implementation of FDDI in the intelligent wiring hub
Proceedings of SPIE (January 31 1991)
FDDI Interoperability Between Vendors
Proceedings of SPIE (January 14 1990)
FDDI Standards For High Speed LANs
Proceedings of SPIE (October 05 1986)
Extending HIPPI at 800 mega bits per second over serial...
Proceedings of SPIE (January 31 1991)

Back to Top