1 April 1991 Pipelined communications on optical busses
Author Affiliations +
Proceedings Volume 1390, Microelectronic Interconnects and Packages: System and Process Integration; (1991) https://doi.org/10.1117/12.25597
Event: Advances in Intelligent Robotics Systems, 1990, Boston, MA, United States
The architecture of Array Processors with Pipelined Busses (APPB) has recently been proposed as a new hybrid optical-electronic parallel computer architecture which uses messagepipelined optical busses for interprocessor communications. In this paper we show how pipelined messages can be interleaved and overlapped so that the communication capacity of a pipelined optical bus is fully utilized. We also show how to align communicating processors in twodimensional APPB so that only one bus cycle is needed for routing messages between any two communicating processors in a given communication structure. Finally a comparison of the cornmunication bandwidth of a pipelined bus with that of an exclusive access bus is given which shows that the pipelined bus achieves an asymptotically linear in number of processors on the bus improvement over the exclusive access bus.
© (1991) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Zicheng Guo, Zicheng Guo, Rami G. Melhem, Rami G. Melhem, Richard W. Hall, Richard W. Hall, Donald M. Chiarulli, Donald M. Chiarulli, Steven Peter Levitan, Steven Peter Levitan, } "Pipelined communications on optical busses", Proc. SPIE 1390, Microelectronic Interconnects and Packages: System and Process Integration, (1 April 1991); doi: 10.1117/12.25597; https://doi.org/10.1117/12.25597


Processor arrays with asynchronous TDM optical buses
Proceedings of SPIE (April 04 1997)
Fama Architecture: Implementation Details
Proceedings of SPIE (October 19 1987)
Real-Time Implementation Of Systolic Kalman Filters
Proceedings of SPIE (November 28 1983)
EPPL, A User-Oriented Picture Processing Language
Proceedings of SPIE (July 28 1981)
A New Architecture For Real-Time Image Processing
Proceedings of SPIE (July 11 1985)

Back to Top