1 March 1991 Multilevel qualitative reasoning in CMOS circuit analysis
Author Affiliations +
Abstract
This paper develops a qualitative reasoning methodology for problem solving at multiple levels of abstraction. The goal is to address two important control issues in the behavior generation process: (i) the selection problem, which deals with the right level of detail to solve a problem, and (ii) the efficiency problem, which deals with information transfer from higher levels of abstraction to focus problem solving at more detailed levels. The CMOS digital circuit domain is used as a test bed to illustrate the methodologies developed.
© (1991) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Neeraj Kaul, Neeraj Kaul, Gautam Biswas, Gautam Biswas, } "Multilevel qualitative reasoning in CMOS circuit analysis", Proc. SPIE 1468, Applications of Artificial Intelligence IX, (1 March 1991); doi: 10.1117/12.45466; https://doi.org/10.1117/12.45466
PROCEEDINGS
12 PAGES


SHARE
RELATED CONTENT

RF modeling of MOSFETs
Proceedings of SPIE (October 24 2000)
Acquisition of teleological descriptions
Proceedings of SPIE (March 01 1992)
Nonvolatile high-density high-performance phase-change memory
Proceedings of SPIE (September 29 1999)
Special simulator to study metastability
Proceedings of SPIE (August 23 2000)
A simple 3.8 mW 300 MHz 4 bit flash analog...
Proceedings of SPIE (June 30 2005)
A highly linear fast-settling envelope detector
Proceedings of SPIE (May 10 2007)

Back to Top