1 March 1991 Multilevel qualitative reasoning in CMOS circuit analysis
Author Affiliations +
This paper develops a qualitative reasoning methodology for problem solving at multiple levels of abstraction. The goal is to address two important control issues in the behavior generation process: (i) the selection problem, which deals with the right level of detail to solve a problem, and (ii) the efficiency problem, which deals with information transfer from higher levels of abstraction to focus problem solving at more detailed levels. The CMOS digital circuit domain is used as a test bed to illustrate the methodologies developed.
© (1991) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Neeraj Kaul, Neeraj Kaul, Gautam Biswas, Gautam Biswas, "Multilevel qualitative reasoning in CMOS circuit analysis", Proc. SPIE 1468, Applications of Artificial Intelligence IX, (1 March 1991); doi: 10.1117/12.45466; https://doi.org/10.1117/12.45466


A high-voltage supply used on miniaturized RLG
Proceedings of SPIE (January 25 2016)
RF modeling of MOSFETs
Proceedings of SPIE (October 23 2000)
Acquisition of teleological descriptions
Proceedings of SPIE (February 29 1992)
Nonvolatile high-density high-performance phase-change memory
Proceedings of SPIE (September 28 1999)
A simple 3.8 mW 300 MHz 4 bit flash analog...
Proceedings of SPIE (June 29 2005)

Back to Top