DSP array for real-time adaptive sidelobe cancellation

Terry L. Rorabaugh; John J. Vaccaro; Kevin H. Grace; Eric K. Pauer

doi:10.1117/12.49833

Translator Disclaimer

1 December 1991 DSP array for real-time adaptive sidelobe cancellation

Terry L. Rorabaugh; John J. Vaccaro; Kevin H. Grace; Eric K. Pauer

Author Affiliations +

Proceedings Volume 1566, Advanced Signal Processing Algorithms, Architectures, and Implementations II; (1991) https://doi.org/10.1117/12.49833
Event: San Diego, '91, 1991, San Diego, CA, United States

Abstract

A programmable, reconfigurable DSP array has been designed in response to the need for a real-time adaptive sidelobe canceller to support wide bandwidth high frequency radar concepts. These concepts incorporate multiple (up to 128) mainbeams and many degrees of freedom using many auxiliary antenna elements, and employ frequency sub-banding to partition a 1 MHz instantaneous bandwidth. The real-time sidelobe canceller is based on the Gram-Schmidt orthogonalization procedure and uses concurrent block adaptation to derive an optimal solution for the available data. The sidelobe canceller implementation configures the modular DSP array into a two-dimensional Gram-Schmidt processor. A proof-of-concept sidelobe canceller implementation will provide the capability to perform sidelobe cancellation on two simultaneous mainbeams using eight auxiliary channels. The DSP array sidelobe canceller can be expanded to support more than 128 mainbeams using auxiliary channels. The array consists of TMS320C30 based processing nodes providing four independent data ports (two inputs and two outputs) connected via high speed serial data links supporting two megawords-per-second sustained throughput rates (8 megawords-per-second burst rates). These manually configured data connections are separated from the control structure, allowing a variety of interconnect strategies (one-dimensional, two-dimensional, etc.). A host processor is used to download application code and control the system. This programmable, reconfigurable array processor can also be used for a variety of other applications including the singular value decomposition, matrix-matrix multipliers, and FFTs.

Citation Download Citation

Terry L. Rorabaugh, John J. Vaccaro, Kevin H. Grace, and Eric K. Pauer "DSP array for real-time adaptive sidelobe cancellation", Proc. SPIE 1566, Advanced Signal Processing Algorithms, Architectures, and Implementations II, (1 December 1991); https://doi.org/10.1117/12.49833

ACCESS THE FULL ARTICLE