1 December 1991 VLSI processor for high-performance arithmetic computations
Author Affiliations +
Abstract
A high performance VLSI architecture to perform combined multiply-accumulate, divide, and square root operations is proposed. The circuit is highly regular, requires only minimal control, and can be pipelined right down to the bit level. The system can also be reconfigured on every cycle to perform one or more of these operations. The throughput rate for each operation is the same and is wordlength independent. This is achieved using redundant arithmetic. With current CMOS technology, throughput rates in excess of 80 million operations per second are expected.
© (1991) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
S. E. McQuillan, J. V. McCanny, "VLSI processor for high-performance arithmetic computations", Proc. SPIE 1566, Advanced Signal Processing Algorithms, Architectures, and Implementations II, (1 December 1991); doi: 10.1117/12.49823; https://doi.org/10.1117/12.49823
PROCEEDINGS
10 PAGES


SHARE
RELATED CONTENT

The Square Root In Signal Processing
Proceedings of SPIE (December 06 1989)
New architecture for running threshold Boolean filtering
Proceedings of SPIE (April 21 1995)
Schur RLS adaptive filtering using systolic arrays
Proceedings of SPIE (December 01 1991)
Signal Processing Technology Overview
Proceedings of SPIE (July 30 1982)
Algorithmic Engineering-An Emerging Discipline
Proceedings of SPIE (November 14 1989)

Back to Top