Translator Disclaimer
Paper
1 November 1991 High-speed hardware architecture for high-definition videotex system
Author Affiliations +
Abstract
An experimental high-definition videotex system for broadband ISDN has been developed, and this paper introduces high-speed hardware architecture for this system. Key technologies required are highspeed protocol processing, high-speed data transfer, and high-speed picture readout. High-speed protocol processing — using a newly developed virtual memory copy, contents rearrangement memory, two-bus architecture, and simultaneous editing and analyzing — allows a requested 6-MB picture to be displayed within 3 seconds.
© (1991) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Mitsuru Maruyama, Hiroaki Sakamoto, Yutaka Ishibashi, and Kazutoshi Nishimura "High-speed hardware architecture for high-definition videotex system", Proc. SPIE 1605, Visual Communications and Image Processing '91: Visual Communication, (1 November 1991); https://doi.org/10.1117/12.50267
PROCEEDINGS
12 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT


Back to Top