You have requested a machine translation of selected content from our databases. This functionality is provided solely for your convenience and is in no way intended to replace human translation. Neither SPIE nor the owners and publishers of the content make, and they explicitly disclaim, any express or implied representations or warranties of any kind, including, without limitation, representations and warranties as to the functionality of the translation feature or the accuracy or completeness of the translations.
Translations are not retained in our system. Your use of this feature and the translations is subject to all use restrictions contained in the Terms and Conditions of Use of the SPIE website.
1 November 1991VLSI implementation of a buffer, universal quantizer, and frame-rate-control processor
The CCITT Recommendation H.261 [1] describes the video coding and decoding method for the moving picture component of audiovisual services at the rates of px64 kbit/s, where p is in the range 1 to 30. Accordingly, several chip sets realizing these methods have been announced[3,4,5,6]. In this paper, a new architecture and implementation of an adaptive coding controller chip is reported. The main features of the chip include: (A) Adaptive Weighted Image Quality Control Capability, (B) High Speed Operation and (C) External Control Capability for Coding Control. The chip is implemented with CMOS standard cells and contains approximately 38,000 gates.
The alert did not successfully save. Please try again later.
H. Uwabu, Eiji Kakii, R. Lacombe, Masanori Maruyama, Hiroshi Fujiwara, "VLSI implementation of a buffer, universal quantizer, and frame-rate-control processor," Proc. SPIE 1605, Visual Communications and Image Processing '91: Visual Communication, (1 November 1991); https://doi.org/10.1117/12.50298