1 November 1991 New address-generation-unit architecture for video signal processing
Author Affiliations +
Abstract
This paper describes a new address generation unit (AGU) architecture for video signal processing. The proposed AGU has several sophisticated addressing modes obtained by analyzing many video signal processing algorithms, and can generate image memory addresses needed in video signal processing. This AGU's architecture was employed in a DSP being developed at present. In this paper, first of all, the architecture of the DSP and the role of the AGU are presented. Furthermore, the details of this AGU, such as the control method, addressing modes, and operations of the AGU in some typical applications are described.
© (1991) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Kazukuni Kitagaki, Kazukuni Kitagaki, Takayoshi Oto, Takayoshi Oto, Tatsuhiko Demura, Tatsuhiko Demura, Yoshitsugu Araki, Yoshitsugu Araki, Tomoji Takada, Tomoji Takada, } "New address-generation-unit architecture for video signal processing", Proc. SPIE 1606, Visual Communications and Image Processing '91: Image Processing, (1 November 1991); doi: 10.1117/12.50408; https://doi.org/10.1117/12.50408
PROCEEDINGS
10 PAGES


SHARE
RELATED CONTENT

A Circuit For Evaluating 64Kbit/S Encoding Procedures
Proceedings of SPIE (October 25 1988)
Dynamic hardware video processing platform
Proceedings of SPIE (October 21 1996)
Parallel architecture for real-time video communications
Proceedings of SPIE (September 01 1990)
VLSI Architectures For Block Matching Algorithms
Proceedings of SPIE (October 25 1988)
NTSC-CIF Mutual Conversion Processor
Proceedings of SPIE (November 01 1989)

Back to Top