Translator Disclaimer
1 March 1992 Design of a systolic VLSI chip for computing scale space
Author Affiliations +
In this paper we describe the design and implementation of a systolic VLSI chip for computing scale space. The hardware can also be used for Gaussian filtering and Laplacian of Gaussian edge detection. The chip is based on an architecture proposed earlier. The algorithm and the architecture exploit a high degree of pipelining and parallelism in order to obtain high speed, efficiency, and throughput. The hardware organization of a processor cell is simple enough that the entire systolic array can be realized as a single chip system. A prototype CMOS VLSI chip implementing a single processor cell was designed, fabricated, and tested. Based on the estimates obtained from the prototype chip, a real life chip is expected to operate at a rate of 40 MHz. The chip can process a 512 X 512 gray-level image in about 0.006 seconds and a 1000 X 1000 gray-level image in 0.012 seconds which is much faster than other systems reported in the literature.
© (1992) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Sanjay Nichani and N. Ranganathan "Design of a systolic VLSI chip for computing scale space", Proc. SPIE 1708, Applications of Artificial Intelligence X: Machine Vision and Robotics, (1 March 1992);

Back to Top