16 September 1992 Hardware design of a fast neural network digital multiplier
Author Affiliations +
Abstract
As reported previously, one can very efficiently convert an analog voltage to a clean M-valued digital number by using an M-zero neural network. Therefore, using these neural networks in conjunction with some analog arithmetic processors allows us to do the digital multiplication in a much more efficient way than the conventional binary multiplication. That is, we may have the advantages of the speed of the analog system and the accuracy of the M-valued digital system combined together in the new system. In this paper, we report the hardware design and the experimental result of the theoretical work that we previously published along this line.
© (1992) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jayakuma Rudrupathy, Jayakuma Rudrupathy, Chia-Lun John Hu, Chia-Lun John Hu, } "Hardware design of a fast neural network digital multiplier", Proc. SPIE 1709, Applications of Artificial Neural Networks III, (16 September 1992); doi: 10.1117/12.140045; https://doi.org/10.1117/12.140045
PROCEEDINGS
4 PAGES


SHARE
RELATED CONTENT


Back to Top