30 November 1992 Implementing the Viterbi algorithm on general-purpose parallel computers
Author Affiliations +
Abstract
The Viterbi algorithm (VA) for decoding convolutionally encoded data has historically been implemented on special-purpose digital electronic hardware. For short/moderate (K equals 3 to 9) constraint length codes, a primary design goal is to maximize the decoded bit rate while minimizing circuit area. In recent years, a number of special-purpose architectures based upon shuffle-exchange networks, cube-connected cycles, ring-based networks, systolic arrays, or programmable processors have been designed for efficient implementation of the VA at these and longer constraint lengths. However, at the same time, the performance:cost ratio of high- end general-purpose computing machines has been improving dramatically. Recognizing the substantial investment in time and resources required to design and build an ASIC-based decoder for long (K equals 10 to 15) constraint length codes, the feasibility of implementation of the VA as a background process on a readily available general-purpose parallel processing machine deserves exploration. We consider the limitations and benefits of a Viterbi decoder for long constraint length codes implemented in software on a general-purpose parallel processing machine.
© (1992) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Michael D. Alston, Paul M. Chau, and Kar-Ming Cheung "Implementing the Viterbi algorithm on general-purpose parallel computers", Proc. SPIE 1770, Advanced Signal Processing Algorithms, Architectures, and Implementations III, (30 November 1992); doi: 10.1117/12.130924; https://doi.org/10.1117/12.130924
PROCEEDINGS
16 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

Lightpath routing and wavelength assignment in WDM networks
Proceedings of SPIE (October 16 2001)
CORDIC processor architectures
Proceedings of SPIE (November 30 1991)
Interleaver design for high speed turbo decoders
Proceedings of SPIE (December 23 2003)
Concurrent Viterbi Algorithm With Trace-Back
Proceedings of SPIE (April 03 1986)

Back to Top