1 August 1992 High-voltage MOS transistors compatible with CMOS VLSI technology
Author Affiliations +
In this paper high-voltage MOS transistors structures fabricated using a standard CMOS technology and a special design technique are presented. The design, characterization, and modeling of n-MOS, with the breakdown voltage of 50 V, and p-MOS, with the breakdown voltage of 130 V, fabricated using a standard 3 micrometers CMOS process are discussed. In addition, the possibility of high-voltage buffer circuit realization which is composed of n-MOS and p-MOS transistors, operating with the supply system USS equals 0, UDD equals 5 V, UE equals - 40 V, self-isolated from low-voltage components is demonstrated.
© (1992) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Wlodzimierz Podmiotko, Wlodzimierz Podmiotko, } "High-voltage MOS transistors compatible with CMOS VLSI technology", Proc. SPIE 1783, International Conference of Microelectronics: Microelectronics '92, (1 August 1992); doi: 10.1117/12.131028; https://doi.org/10.1117/12.131028

Back to Top