17 December 1992 Parallel processor simulator for multiple optic channel architectures
Author Affiliations +
Abstract
A parallel processing architecture based on multiple channel optical communication is described and compared with existing interconnection strategies for parallel computers. The proposed multiple channel architecture (MCA) uses MQW-DBR lasers to provide a large number of independent, selectable channels (or virtual buses) for data transport. Arbitrary interconnection patterns as well as machine partitions can be emulated via appropriate channel assignments. Hierarchies of parallel architectures and simultaneous execution of parallel tasks are also possible. Described are a basic overview of the proposed architecture, various channel allocation strategies that can be utilized by the MCA, and a summary of advantages of the MCA compared with traditional interconnection techniques. Also describes is a comprehensive multiple processor simulator that has been developed to execute parallel algorithms using the MCA as a data transport mechanism between processors and memory units. Simulation results -- including average channel load, effective channel utilization, and average network latency for different algorithms and different transmission speeds -- are also presented.
© (1992) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Tom S. Wailes and David G. Meyer "Parallel processor simulator for multiple optic channel architectures", Proc. SPIE 1787, Multigigabit Fiber Communications, (17 December 1992); doi: 10.1117/12.139314; https://doi.org/10.1117/12.139314
PROCEEDINGS
12 PAGES


SHARE
Advertisement
Advertisement
Back to Top