21 May 1993 Performance consideration for the scaling of submicron on-chip interconnections
Author Affiliations +
Abstract
Effects of long wire RC delay to circuit and system performance are investigated for sub- micron on-chip interconnections corresponding to 0.75 to 0.25 micrometers CMOS technologies. A system performance model based on hypothetic microprocessors, projected from previous generations, is introduced for the performance analysis. From the analysis, it is found that non-scaled upper wiring levels (wide wires) for long global interconnections is the most effective approach to improve system performance with sub-micron-pitch interconnections. It can provide 70% performance improvement over the wide wire approach, which increase only wire width for long interconnections. The fat wire approach, however, requires some technology modifications, as well as one more wiring level than conventional approaches.
© (1993) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Yuh-J. Mii, Yuh-J. Mii, } "Performance consideration for the scaling of submicron on-chip interconnections", Proc. SPIE 1805, Submicrometer Metallization: Challenges, Opportunities, and Limitations, (21 May 1993); doi: 10.1117/12.145476; https://doi.org/10.1117/12.145476
PROCEEDINGS
10 PAGES


SHARE
RELATED CONTENT

Low noise charge pump
Proceedings of SPIE (July 25 2013)
A new small-swing domino logic for low-power consumption
Proceedings of SPIE (March 30 2004)
Self-timed adder performance and area modeling
Proceedings of SPIE (October 26 2004)
Field-coupled nanomagnets for logic applications
Proceedings of SPIE (June 28 2005)

Back to Top