1 July 1993 Modular architecture for smart pixel switching networks
Author Affiliations +
Proceedings Volume 1849, Optoelectronic Interconnects; (1993); doi: 10.1117/12.147086
Event: OE/LASE'93: Optics, Electro-Optics, and Laser Applications in Scienceand Engineering, 1993, Los Angeles, CA, United States
Abstract
Multistage interconnection networks based on the perfect shuffle topology are often suggested as candidates for large scale multiprocessor and broadband communication networks. The perfect shuffle interconnection requires global communication links that extend across the entire system and have a large number of wire crossovers. These constraints prohibit a scalable electronic implementation both within a VLSI chip and at the MCM or board levels. This paper presents the architecture of a scalable optoelectronic hardware module for building multistage interconnection networks. To achieve a scalable implementation, the design uses free-space optical interconnects for global communication links and electronic VLSI technology for local communication links and switching elements (e.g., smart pixel approach). Our approach is to engineer a network with the desired functionality, cost, and performance characteristics using generic hardware modules. In this paper, various applications are examined and their implementation using the proposed method is described.
© (1993) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Fouad E. Kiamilev, Ashok V. Krishnamoorthy, Sadik C. Esener, "Modular architecture for smart pixel switching networks", Proc. SPIE 1849, Optoelectronic Interconnects, (1 July 1993); doi: 10.1117/12.147086; https://doi.org/10.1117/12.147086
PROCEEDINGS
12 PAGES


SHARE
KEYWORDS
Networks

Network architectures

Switching

Optoelectronics

Switches

Telecommunications

Asynchronous transfer mode

Back to Top