8 August 1993 Performance of a 0.5 NA broadband DUV step-and-scan system
Author Affiliations +
The Micrascan II is a 0.50 NA DUV, broadband illumination (245 nm to 252 nm) step-and- scan exposure system manufactured by Silicon Valley Group Lithography Systems, Inc. (SVGL) of Wilton, Connecticut. The tool has been designed to provide 350 nm resolution and 90 nm overlay (mean + 3 sigma) in a semiconductor manufacturing environment. The system utilizes a reticle-limited field size of 22.0 X 32.5 mm. Lithographic and system performance testing of pre-production and production versions of the Micrascan II have been performed. Data from the source acceptance testing of the preproduction tool, as well as product level overlay results, are presented. The production tool acceptance test data are also presented along with results of the first SEMATECH marathon cluster test simulating a manufacturing environment. The production tool is integrated with an SVG 90 series track providing all pre-exposure and post-exposure wafer processing. All work reported has been accomplished using 200 mm wafer substrates.
© (1993) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Mark William Barrick, Mark William Barrick, Doug Bommarito, Doug Bommarito, Karey L. Holland, Karey L. Holland, Katherine C. Norris, Katherine C. Norris, Bob Patterson, Bob Patterson, Yumiko Takamori, Yumiko Takamori, Joseph C. Vigil, Joseph C. Vigil, Timothy J. Wiltshire, Timothy J. Wiltshire, } "Performance of a 0.5 NA broadband DUV step-and-scan system", Proc. SPIE 1927, Optical/Laser Microlithography, (8 August 1993); doi: 10.1117/12.150455; https://doi.org/10.1117/12.150455


Deep-ultraviolet lithography for 500-nm devices
Proceedings of SPIE (June 01 1990)
Electron Beam Versus Optical Step And Repeat A 10X...
Proceedings of SPIE (September 13 1982)
0.10-um overlay for DRAM production using step and scan
Proceedings of SPIE (June 01 1990)
Step and scan: the maturing technology
Proceedings of SPIE (May 26 1995)
Overlay Tolerances For Vlsi Using Wafer Steppers
Proceedings of SPIE (January 01 1988)
Progress on 300-mm wafer lithography equipment and processes
Proceedings of SPIE (September 28 2001)

Back to Top