Translator Disclaimer
20 October 1993 Aladdin signal processor and architecture modeling
Author Affiliations +
Texas Instruments (TI) is developing the Aladdin computer under contract with the U. S. Army Communications and Electronics Command (CECOM). The program is sponsored by the Defense Advanced Research Projects Agency (DARPA) and the U. S. Army Night Vision and Electro-Optics Directorate (NVEOD). Processors currently available for today's advanced weapons systems are limited in their real-time processing capabilities and are generally specific to a selected mission. The lack of availability of a high performance, general purpose, programmable processor in a small volume applicable to a variety of weapons systems applications creates a high non-recurring development cost for each new program. Automatic target acquisition systems are specifically in need of processors that meet the required real- time processing throughput of a variety of algorithms within very restrictive volume constraints. The objective of the Aladdin program is to develop a very high performance miniature processor that fits within a 75 cubic inch cylindrical volume, and is easily programmable to provide the ability to detect, recognize, identify, and locate the optimal aimpoint of a target or targets.
© (1993) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Reagan Branstetter, Angela Harper, and Larry Denton "Aladdin signal processor and architecture modeling", Proc. SPIE 1957, Architecture, Hardware, and Forward-Looking Infrared Issues in Automatic Target Recognition, (20 October 1993);


Consistent model driven architecture
Proceedings of SPIE (September 11 2015)
Image understanding architecture: a status report
Proceedings of SPIE (January 31 1995)
Validation and implementation of Bluetooth RFCOMM protocol
Proceedings of SPIE (October 18 2001)
Critical evaluation of open-architecture CNC design
Proceedings of SPIE (November 24 1999)
Design And Descriptive Tools For Systolic Architectures
Proceedings of SPIE (November 28 1984)

Back to Top